Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

This isn't accurate. It has onchip ECC to mitigate the fact that we're pushing the limits of hardware to eek out more performance from DDR5, but there isn't ECC between the ram and cpu, by default anyways.

So this is one more thing that will confuse the consumer.



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: